

System and Method for Alternative Wiring Using Pre-Analyzed Patterns

inventors: Yu-Liang WU and Hongbin FAN

5 CROSS REFERENCE TO RELATED APPLICATIONS

This claims the benefit of priority from commonly-owned U.S. Provisional Patent Application No. 60/255,853, filed on December 14, 2000, entitled "System and Method for Graph-based Alternative Wiring for Boolean Logic", which are hereby incorporated by reference in their entireties for all purposes.

10

BACKGROUND OF THE INVENTION

The present invention relates to Computer-Aided Design (CAD) for circuitry, especially for Very Large Scale Integration (VLSI) circuitry. Such CAD is also referred to as Electronic Design Automation (EDA). The present invention is especially relevant to Alternative Wiring (AW) and to EDA that involves AW.

VLSI design is typically considered to include the stages of high-level design, logic synthesis, and physical design. In high-level design, desired system behavior and functions are specified and are embodied into a relatively high-level hardware description using a relatively high-level description language. In logic synthesis, the relatively high-level description is translated into a logic design, e.g., a set of technology-specific gates and interconnects, or netlist. In physical design, the logic design is used to generate an actual physical layout. Physical design typically includes circuit partitioning, floorplanning, placement, and routing.

Recently, as the size scale of chip features continues to shrink and the overall size and transistor count of VLSI chips continue to increase, the physical design problem is becoming ever more difficult. The result is that logic designs verified in the logic synthesis stage now much more frequently than ever cause physical design failures. Such failures may include, for example, incomplete routing and/or timing violations. When such failures occur, the logic design typically is altered in hopes of producing an

equivalent logic design that can be successfully laid out physically by the physical design stage. One recently developed approach that is of use in such post-layout logic restructuring is AW. More generally, AW is useful not only for post-layout logic restructuring but also for a wide range of applications including, for example, optimization of circuits, of circuit timing, of circuit partitioning, and of Field Programmable Gate Array (FPGA) synthesis.

AW is an approach in which a redundant connection is added to a design so that an existing target connection is made redundant and can therefore be removed from the design without changing the functionality of the design. Choice of the target connection is according to the demands and methodologies of the particular application. For example, depending on the application, an existing un-routable connection, or an existing connection along a too-long critical path, or connections that are cut by an existing partitioning may be good target connections for attempted replacement.

Conventional AW methods use Boolean implication in their analyses. Boolean implication refers to, for example, Boolean reasoning to determine signal value assignments, or constraints on such assignments, based on other known or hypothesized signal value assignments. Whatever terminology is used to describe the techniques underlying conventional AW methods (e.g., recursive learning, Automatic Test Pattern Generation (ATPG), mandatory assignment, logic implication, Fault-Independent Combinational Redundancy Identification (FIRE), indirect Boolean implication, etc.), the conventional AW methods use Boolean implication.

A popular and highly-regarded AW system is Redundancy Addition-and-removal for Multilevel Boolean Optimization (RAMBO). (See, Kwang Ting Cheng and Luis A. Entrena, "Multi-Level Logic Optimization By Redundancy Addition And Removal", in Proceedings of European Conference on Design Automation, with the European Event in ASIC Design, pp. 373-377, Feb. 1993; and D.I. Cheng, C.C. Lin, and M. Marek-Sadowska, "Circuit Partitioning With Logic Perturbation, in Proceedings of IEEE International Conference on Computer-Aided Design, pp. 650-655, 1995.) Like other conventional AW methods, RAMBO uses Boolean implication in determining

alternative wires.

A common and major problem with the conventional AW methods is that they run slowly mainly due to the time-consuming nature of their underlying Boolean implication techniques. For example, the RAMBO method typically considers a large number of candidate wires for each target wire that is sought to be replaced. Then, the RAMBO method applies Boolean implication (in ATPG) in determining whether some of the candidate wires actually succeed in making the target wire redundant. This determining by the RAMBO method and similar determinings by other methods are intrinsically computationally expensive. In particular, the size of the candidate wire set contributes a polynomial factor to the run time. Furthermore, recursive learning is exponential in nature. In fact, the existence problem of an alternative wire for a target wire is intrinsically NP-complete, even for relatively small sub-circuits. Even though RAMBO does achieve some level of useful efficiency by limiting the domain of its implication processes, RAMBO and other conventional methods are still quite slow to run.

SUMMARY OF THE INVENTION

What is needed is a system and a method for performing AW that is faster than RAMBO or faster than other conventional AW systems and methods. For example, what is needed is such a system and method that can propose a valid alternative redundant wire for a given target wire and a given design without using Boolean reasoning. Such system and method is especially suited to and preferred for EDA for sub-micron and deep sub-micron circuit feature sizes.

According to one embodiment of the present invention, in an information processing system, a method for alternative wiring for logic design includes: maintaining information descriptive of alternative wiring for each of multiple predetermined logic patterns; for a logic network, determining a portion of the logic network as corresponding to one of the multiple predetermined logic patterns; and determining an alternative wire for the logic network based on information maintained in the

maintaining step that is descriptive of alternative wiring for the one of the multiple predetermined logic patterns.

According to another embodiment of the present invention, a system for alternative wiring for logic design includes: means for maintaining information
5 descriptive of alternative wiring for each of multiple predetermined logic patterns; means for determining, for a logic network, a portion of the logic network as corresponding to one of the multiple predetermined logic patterns; and means for determining an alternative wire for the logic network based on information maintained by the means for maintaining that is descriptive of alternative wiring for the one of the multiple
10 predetermined logic patterns.

These and other embodiments of the present invention are further made apparent, in the remainder of the present document, to those of ordinary skill in the art.

BRIEF DESCRIPTION OF THE DRAWINGS

15 In order to more fully describe embodiments of the present invention, reference is made to the accompanying drawings. These drawings are not to be considered limitations in the scope of the invention, but are merely illustrative

FIG. 1 is a schematic block diagram that illustrates a computer system that may be used for implementing the present invention.

20 FIG. 2 is a schematic block diagram that illustrates a software system for controlling the computer system of FIG. 1.

FIGS. 3A-3C are a schematic logic diagrams that illustrate an example of an alternative wiring logic transformation.

25 FIGS. 3D-3F are schematic block diagrams that illustrate example applications of AW to achieve particular design and optimization goals.

FIG. 4 is a schematic flow diagram that illustrates a method for determining an alternative wire, according to some embodiments of the present invention.

FIG. 5 is a schematic flow diagram that illustrates a method for determining an alternative wire, according to some embodiments of the present invention.

FIG. 6 is a schematic block diagram of an AW system according to the present invention.

FIG. 7 is a schematic flow diagram that illustrates a method according to an embodiment of the present invention, that maintains and uses AW-relevant knowledge of logic building blocks in order to much more efficiently and quickly determine alternative wires for the logic networks built from the logic building blocks.

FIG. 8 is a schematic block diagram that illustrates an example logic design built using pre-analyzed logic building blocks with known AW properties.

FIG. 9 is a schematic logic diagram that illustrates a mapping of a sub-network of a logic network to various configurations.

FIG. 10 is a schematic logic diagram that shows transformation by reduction rules, in an embodiment of the present invention.

FIGS. 11-34 schematically illustrate an extensive set of useful pre-analyzed logic patterns that indicate alternative wires and target wires.

DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS

The description above and below and the drawings of the present document focus on one or more currently preferred embodiments of the present invention and also describe some exemplary optional features and/or alternative embodiments. The description and drawings are for the purpose of illustration and not limitation. Those of ordinary skill in the art would recognize variations, modifications, and alternatives. Such variations, modifications, and alternatives are also within the scope of the present invention. Section titles below are terse and are for convenience only.

I. Computer-based Implementation

A. Basic System Hardware (e.g., for Server or Client Computers)

The present invention may be implemented using any competent computer system(s), for example, a Personal Computer (PC). FIG. 1 is a schematic diagram for a computer system 100. As shown, the computer system 100 comprises a central processor unit(s) (CPU) 101 coupled to a random-access memory (RAM) 102, a read-only memory (ROM) 103, a keyboard 106, a pointing device 108, a display or video adapter 104 connected to a display device 105 (e.g., cathode-ray tube, liquid-crystal display, and/or the like), a removable (mass) storage device 115 (e.g., floppy disk and/or the like), a fixed (mass) storage device 116 (e.g., hard disk and/or the like), a communication port(s) or interface(s) 110, a modem 112, and a network interface card (NIC) or controller 111 (e.g., Ethernet and/or the like). Although not shown separately, a real-time system clock is included with the computer system 100, in a conventional manner. The shown components are merely typical components of a computer. Some components may be omitted, and other components may be added, according to user choice.

15 The computer system 100 is utilized to receive or contain input. The computer system 100 then, under direction of software according to the present invention, operates upon the input according to methodology of the present invention to produce desired output, which are then displayed or otherwise output for use. The computer system 100, as shown and discussed, corresponds to merely one suitable configuration. Any other
20 competent computer system and configuration is also acceptable.

 The CPU 101 comprises a processor of the Pentium® family of microprocessors. However, any other suitable microprocessor or microcomputer may be utilized for implementing the present invention. The CPU 101 communicates with other components of the system via a bi-directional system bus (including any necessary
25 input/output (I/O) controller circuitry and other “glue” logic). The bus, which includes address lines for addressing system memory, provides data transfer between and among the various components. Description of Pentium-class microprocessors and their instruction set, bus architecture, and control lines is available from Intel Corporation of Santa Clara, California. Random-access memory (RAM) 102 serves as the working

memory for the CPU 101. In a typical configuration, RAM of at least sixty-four megabytes is employed. More or less memory may be used without departing from the scope of the present invention. The read-only memory (ROM) 103 contains the basic input output system code (BIOS) -- a set of low-level routines in the ROM 103 that
5 application programs and the operating systems can use to interact with the hardware, including reading characters from the keyboard, outputting characters to printers, and so forth.

Mass storage devices 115 and 116 provide persistent storage on fixed and removable media, such as magnetic, optical or magnetic-optical storage systems, or flash
10 memory, or any other available mass storage technology. The mass storage may be shared on a network, or it may be a dedicated mass storage. As shown in FIG. 1, fixed storage 116 stores a body of programs and data for directing operation of the computer system, including an operating system, user application programs, driver and other support files, as well as other data files of all sorts. Typically, the fixed storage 116
15 comprises a main hard disk of the system.

In basic operation, program logic (including that which implements methodology of the present invention described below) is loaded from the storage device or mass storage 115 and 116 into the main memory (RAM) 102, for execution by the CPU 101. During operation of the program logic, the computer system 100 accepts, as necessary,
20 user input from a keyboard 106, a pointing device 108, or any other input device or interface. The user input may include speech-based input for or from a voice recognition system (not specifically shown and indicated). The keyboard 106 permits selection of application programs, entry of keyboard-based input or data, and selection and manipulation of individual data objects displayed on the display device 105. Likewise,
25 the pointing device 108, such as a mouse, track ball, pen device, or the like, permits selection and manipulation of objects on the display device 105. In this manner, the input devices or interfaces support manual user input for any process running on the computer system 100.

The computer system 100 displays text and/or graphic images and other data on the display device 105. The display device 105 is driven by the video adapter 104, which is interposed between the display 105 and the system. The video adapter 104, which includes video memory accessible to the CPU, provides circuitry that converts
5 pixel data stored in the video memory to a raster signal suitable for use by a cathode ray tube (CRT) raster or liquid crystal display (LCD) monitor. A hard copy of the displayed information, or other information within the computer system 100, may be obtained from the printer 107, or other output device. Printer 107 may include, for instance, a Laserjet® printer (available from Hewlett-Packard of Palo Alto, California), for creating
10 hard copy images of output of the system.

The system itself communicates with other devices (e.g., other computers) via the network interface card (NIC) 111 connected to a network (e.g., Ethernet network), and/or modem 112 (e.g., 56K baud, ISDN, DSL, or cable modem), examples of which are available from 3Com of Santa Clara, California. The computer system 100 may also
15 communicate with local occasionally-connected devices (e.g., serial cable-linked devices) via the communication interface 110, which may include a RS-232 serial port, a serial IEEE 1394 (formerly "firewire") interface, a Universal Serial Bus (USB) interface, or the like. Devices that will be commonly connected locally to the communication interface 110 include other computers, handheld organizers, digital cameras, and the like.
20 The system may accept any manner of input from, and provide output for display to, the devices with which it communicates.

The above-described computer system 100 is presented for purposes of illustrating basic hardware that may be employed in the system of the present invention. The present invention however, is not limited to any particular environment or device
25 configuration. Instead, the present invention may be implemented in any type of computer system or processing environment capable of supporting the methodologies of the present invention presented below.

B. Basic System Software

FIG. 2 is a schematic diagram for a computer software system 200 that is provided for directing the operation of the computer system 100 of FIG. 1. The software system 200, which is stored in the main memory (RAM) 102 and on the fixed storage (e.g., hard disk) 116 of FIG. 1, includes a kernel or operating system (OS) 210. The OS 210 manages low-level aspects of computer operation, including managing execution of processes, memory allocation, file input and output (I/O), and device I/O. One or more application programs, such as client or server application software or “programs” 201 (e.g., 201a, 201b, 201c, 201d) may be “loaded” (i.e., transferred from the fixed storage 116 of FIG. 1 into the main memory 102 of FIG. 1) for execution by the computer system 100 of FIG. 1.

The software system 200 preferably includes a graphical user interface (GUI) 215, for receiving user commands and data in a graphical (e.g., “point-and-click”) fashion. These inputs, in turn, may be acted upon by the computer system 100 in accordance with instructions from the operating system 210, and/or client application programs 201. The GUI 215 also serves to display the results of operation from the OS 210 and application(s) 201, whereupon the user may supply additional inputs or terminate the session. Typically, the OS 210 operates in conjunction with device drivers 220 (e.g., “Winsock” driver) and the system BIOS microcode 230 (i.e., ROM-based microcode), particularly when interfacing with peripheral devices. The OS 210 can be provided by a conventional operating system, such as a Unix operating system, such as Red Hat Linux (available from Red Hat, Inc. of Durham, North Carolina, U.S.A.). Alternatively, OS 210 can also be another conventional operating system, such as Microsoft® Windows (available from Microsoft Corporation of Redmond, Washington, U.S.A.) or a Macintosh OS (available from Apple Computers of Cupertino, California, U.S.A.).

Of particular interest, the application program 201b of the software system 200 includes software code 205 according to the present invention for providing or using AW using pre-determined patterns, as is further described. AW using pre-determined

patterns may be referred to as Graph-based AW (GBAW). For convenience, specific embodiments of AW using pre-determined patterns are, and have been, sometimes referred to as GBAW. However, the true scope of the present invention is greater than merely the specific embodiments.

5

II. Further Introduction and Illustration of AW

A. Target Wires

10 In some AW methods, alternative wires are generated for a logic design without initially having a specific target wire that is sought to be replaced. However, AW has much more usefulness when it can start with a given target wire and attempt to find an alternative wire to replace the target wire. In particular, such AW fulfills the goal of engineering change by minimizing the amount of logic design changes only to a
15 problematic local area (e.g., the target wire's local area). Accordingly, the preferred embodiment of the present invention is preferably used in a manner that directs its search, as will be discussed, to finding alternative wire(s) only for given target wires. However, in general, the present invention need not be limited so.

20 B. A Logic-Minimization Example

FIGS. 3A-3C are a schematic logic diagrams that illustrate an example of an alternative wiring logic transformation. FIGS. 3A-3C show an example of logic minimization using AW. FIG. 3A shows an irredundant circuit. The additional
25 connection (g7, x) with an AND gate g8 in FIG. 3B is redundant, and the new connection makes the originally irredundant wire (g2, g4) redundant. After removing the connection (g2, g4), a new circuit with the same functionality but much simplified is obtained, as shown in FIG. 3C. The connection (g7, g8) is referred to as the alternative wire of connection (g2, g4).

C. An Example of Layout-Driven Logic Transformation

FIGS. 3D-3F are schematic block diagrams that illustrate example applications of AW to achieve particular design and optimization goals. FIG. 3D shows an example of layout-driven logic transformation for improving or enabling routability. In FIG. 3D, the thick line *t* represents an un-routable and long wire. Its alternative wire “a” is routable and shorter. Accordingly, replacing the long wire *t* with its shorter alternative wire “a” is likely to improve routability and reduce delay in the circuit. Such layout-driven logic transformations are useful, for example, in the logic synthesis of, for example, FPGAs.

D. An Example of Timing-Driven Logic Transformation

FIG. 3E shows an example of timing-driven logic transformation. In FIG. 3E, a connection *t* is on a critical path and connects two functional blocks, block1 and block2. The connection *t* has an alternative wire “a” that is shorter and that does not connect two functional blocks. Accordingly, replacing the connection *t* with its alternative connection “a” reduces the critical path delay.

E. An Example of Partition-Driven Logic Transformation

FIG. 3F shows an example of partition-driven logic transformation. In FIG. 3F, a wire *t* violates the pin constraints of chips chip1 and chip2. The wire *t* has an alternative wire “a” that does not span the two chips. Accordingly, replacing the connection *t* with its alternative connection “a” reduces the number of chip-to-chip connections and thereby increases the flexibility and perhaps the feasibility of partitioning.

F. AW Has a Large Number and Variety of Applications

As can be seen from the above-discussed examples, quite a number and variety of applications exist for AW. Most typically, the particular application identifies some target connections for attempted replacement according to the particular goals of the application. For example, unroutable connections, critical-path connections, connections spanning a cut, long connections, and the like might be chosen, depending on the particular EDA application. Once a target connection is chosen, then any AW engine might be called to attempt to determine alternative connections. Given a set of one or more alternative wires, the particular EDA application would evaluate them at an appropriate time according to criteria, e.g., a cost function evaluation, that is appropriate for the particular goal. For example, for timing-driven logic transformation, a cost function may be, or may prominently include, a path delay, especially a critical-path delay. For example, for partition-driven logic transformation, a cost function may be, or may prominently include, the number of cut wires. Other cost functions would be apparent, given the particular goal of the particular application.

Embodiments of the present invention provide an AW method and engine that is faster than conventional Boolean implication-based AW methods and engines by over an order of magnitude while being capable of identifying comparably as many alternative wires as the conventional AW methods. Such advanced performance is due, for example, to avoiding Boolean implication, which is slow.

III. Overview of AW Using Pre-Analyzed Logic Patterns

A. Topological Locality of, and Limited Patterns of, Alternative Wires

It may be informative to discuss some of the motivations underlying some embodiments of the present invention. Some embodiments of the present invention take advantage of an observations by the present inventors that the a very large proportion of alternative wires are located quite near the preexisting wires that they make redundant--e.g., within two edges of their target wires in a logic design in which gates are

represented as nodes and wires are represented as edges. (Inverters are preferably not considered to be gates/nodes in this scheme, but are considered to indicate polarities of edges.) Motivated by this result, the present inventors determined that a relatively small number of local sub-network patterns are repeatedly encountered in practice. These sub-network patterns account for a remarkably large proportion of all alternative wires that are typically found by conventional Boolean implication-based AW methods. Such local patterns can even account for alternative wires that are not typically found by the faster conventional AW methods. As an illustration of the power of such local patterns, some embodiments of the present invention use only such local patterns (as will be further discussed) without performing Boolean implication at all. Despite not performing Boolean implication at all, these embodiments of the present invention can still find about 96% of the alternative wires that can be found by the much slower RAMBO AW method for the target wires of a standard database of test logic..

B. Pre-Analyzed Sub-Network Patterns Indicate Alternative Wires

The remarkably small number of local sub-network patterns necessarily indicate the existence of an alternative wire at a specific place in the pattern and indicates the specific preexisting wire(s) that is made redundant by the alternative wire. (As a matter of terminology, to say that an alternative wire exists is to say that there is a place where an alternative wire may be placed, if desired.) Thus, according to some embodiments of the present invention, once such local sub-network patterns have been analyzed once, for example, using any conventional Boolean implication-based AW method, then in the future, a given arbitrary logic design is no longer analyzed using Boolean implication. Instead, merely a graph of the given arbitrary logic design is searched, and preferably merely in a small area around a target wire, using ordinary graph searching techniques. The search is for the occurrence of any of a set of pre-analyzed local sub-network patterns. In this way, the computationally costly and slow Boolean implication can be avoided altogether.

The just described functionality of some embodiments of the present invention is, and has been, referred to as a form of Graph-Based Alternative Wiring (GBAW). If, for some reason, a particular EDA application or AW implementation still wishes to perform some Boolean implication, for example, in some special manner or for some special purpose, then the GBAW results can still be used as a complement or as a starting point so that whatever Boolean implication steps are still taken can be substantially reduced relative to the conventional Boolean implication-based AW methods when GBAW is not used at all. For example, even if some Boolean implication is desired to be used in conjunction with GBAW, then still no more than 19/20, or no more than 9/10, or no more than 1/2 of the time spent to find the alternative wire for a target wire is spent performing steps for Boolean implication, on average for at least a logic design for a user.

IV. Performing AW Without Using Boolean Implication

FIG. 4 is a schematic flow diagram that illustrates a method 410 for determining an alternative wire, according to some embodiments of the present invention. As shown in FIG. 4, in a step 412, there is received or possessed a specification that is indicative of a Boolean network, or at least a portion of a Boolean network. In a step 414, an alternative wire is determined substantially without performing Boolean implication. Preferably, no Boolean implication is performed at all for determining the alternative wire. Alternatively, however, as discussed above some amount of Boolean implication may be performed, but preferably no more than 9/10, or no more than 1/2 of the time spent to find the alternative wire for a target wire is spent performing steps for Boolean implication, on average for at least a logic design for a user. Preferably, the step 414 is undertaken for a particular specified target wire. The determined alternative wire is capable of being inserted into the Boolean network to thereby make an existing wire of the Boolean network redundant. Then, in a step 416, the determined alternative wire is

used, for example within an EDA system for an EDA application, for example, one or more of the applications that are discussed above and below.

V. Using Pre-Analyzed Logic Patterns for AW

5

A. Methodology for Using Pre-Analyzed Logic Patterns for AW

FIG. 5 is a schematic flow diagram that illustrates a method 510 for determining an alternative wire, according to some embodiments of the present invention. As shown, in a step 510, AW-relevant information is maintained that is associated with each of multiple predetermined design patterns. In a step 514, there is received or possessed a specification that is indicative of a Boolean network, or at least a portion of a Boolean network. Preferably, there is also received or possessed one or more designated target wire(s). In a step 516, it is determined whether one of the predetermined design patterns (call it pattern Z) corresponds to a sub-network of the Boolean network. If so, then in a step 516 an alternative wire(s) is determined, based on the maintained AW-relevant information that is associated with the predetermined pattern Z.

The determination of correspondence between a sub-network of the Boolean network and one of the predetermined design patterns may be done in any competent manner. In some embodiments of the method 510, the determination of correspondence is performed by performing graph pattern matching using conventional graph matching techniques. (Graph pattern matching is a well-known conventional art.) Preferably techniques for speeding up the graph pattern matching are used. For example, preferably

In one embodiment of the method 510, the predetermined design patterns are stored as sub-graph configurations having nodes and edges with certain characteristics. For example, the nodes may be characterized very simply by a triplet of information, as will be further discussed in a later section. Preferably, the predetermined design patterns are constrained in the maximum distance (e.g., 2 edges apart) between their alternative nodes and the (target) nodes that are replaced by the alternative nodes. Preferably, then,

the search of the Boolean network, if a target node is given, only involves a sub-network around the target node that is commensurate in size as compared to the maximum size of the predetermined design patterns. Optionally, the sub-network around the target node is first “reduced” and then an alternative wire is sought for the target wire using the
5 reduced Boolean sub-network for greater efficiency. Reduction of a network will be further discussed.

The method 510 may be configured as an embodiment of the method 410 of FIG. 4. If so implemented, then preferably, no Boolean implication is performed at all for determining the alternative wire for a target wire. Alternatively, however, as discussed
10 above, if someone chooses to additionally perform some amount of Boolean implication, then preferably no more than 19/20, or no more than 9/10, or no more than 1/2 of the time spent to find the alternative wire for a target wire is spent performing steps for Boolean implication, on average for at least a logic design for a user.

15 B. System for Using Pre-Analyzed Logic Patterns for AW

FIG. 6 is a schematic block diagram of an AW system 610 according to the present invention. The AW system 610 uses knowledge gained from pre-analyzed logic patterns to determine alternative wires. The AW system 610 is capable of implementing
20 the method 510 of FIG. 5. As shown, the AW system 610 includes a core AW engine 612. The AW engine 612 accepts or possesses information 614 regarding a logic network for which an alternative wire is sought. The information 614, for example, may be a specification of the logic network using any competent representation format. Preferably, the AW engine 612 also receives or possesses a designation of a target
25 wire(s) within the logic network. Based on the information 614 about the logic network, and preferably also on the designation of the target wire(s), the AW engine 612 determines an alternative wire(s) 616.

In performing its analysis, the AW engine 612 uses pre-stored AW-relevant information 318 that is associated with pre-analyzed logic patterns. The AW engine 612

identifies certain of the AW-relevant information 618 as describing or corresponding to features of the logic network that is described by the information 614. For example, the certain AW-relevant information 618 may correspond to a local sub-network that includes one of the target wire(s). Based on the identified correspondence, the
5 corresponding AW-relevant information indicates alternative wire(s) for the one of the target wire(s).

As has been mentioned in connection with FIG. 5, in some embodiments of the present invention, pattern matching is used to match sub-networks in the logic network described by the information 614 with pre-stored, pre-analyzed logic patterns 618. More
10 generally, the AW system 610 maintains keys 620 by which features or portions of the logic network may be matched with information 618 that indicate position of alternative wires for such features or portions of the logic network. In the pattern-matching embodiments of the present invention and of the system 610, the keys 620 for the pre-stored, pre-analyzed logic patterns are merely the graph representation of the logic
15 patterns themselves; the AW-relevant information 618 are information indicating positions of alternative wires within each pre-stored, pre-analyzed logic pattern; and the information 614 include the graph representation of the logic network or sub-network.

As shown in dashed lines in FIG. 6, the inputs and outputs of the AW engine 612 are communicated with the (remainder) 622 of an EDA system for use for EDA
20 applications.

VI. Example Embodiment: Design Using Pre-Analyzed Building Blocks

In logic design, libraries of previously designed logic modules or building blocks
25 are frequently used. Such logic building blocks are sometimes referred to as macros or macro-cells and typically include many gates and perform possibly complex functions.

FIG. 7 is a schematic flow diagram that illustrates a method 710 according to an embodiment of the present invention, that maintains and uses AW-relevant knowledge of logic building blocks in order to much more efficiently and quickly determine alternative

wires for the logic networks built from the logic building blocks. As shown, in a step 712, AW-relevant information is maintained for each of multiple logic building blocks of a library. Such AW-relevant information may be obtained, for example, by pre-analyzing the logic building blocks using any competent AW methods, for example, RAMBO or the pattern-matching embodiment of method 510 of FIG. 5 or any other suitable method. In a step 714, a logic network is built using such building blocks, and a record is kept for the logic network that identifies which of its portions came from which logic building block. Thereafter, in a step 716, if the logic network is in need of alternative wire(s), then the alternative wire(s) for portions of the logic network can simply be looked up. Not only is Boolean implication not needed for each alternative wire determination, but even pattern matching is not initially needed for those target wires that come from a logic building block. Instead, mere table look-up can be used.

For example, given a target wire, an AW engine according to the present invention merely looks in a table for the logic design to learn that the target wire came from a logic building block "Q". Then, the AW engine looks in a table for the library of logic building blocks to access the AW-relevant information for the logic building block "Q". If the AW-relevant information indicates that the target wire has an already-known alternative wire, then that alternative wire can be considered for use. Optionally, if the table lookup procedures produces an acceptable alternative wire, then no other AW method is used, but only if the table lookup procedures fail to produce an acceptable alternative wire then another, more slow method is used, for example the pattern-matching embodiment of method 510 of FIG. 5.

FIG. 8 is a schematic block diagram that illustrates an example logic design built using pre-analyzed logic building blocks with known AW properties.

VII. Embodiment Details: Using Pattern Matching To Handle Arbitrary Designs

A. Preliminary Remarks and Terminology

5 The existence of alternative wires for any given 2-level Boolean network and a target wire is NP-complete. Consider a Boolean function $f(x_1, \dots, x_k)$ with SOP form $c_1 + \dots + c_k$, construct a 2-level Boolean network G as follows. Let each variable x_i corresponds to a node x_i , plus an extra input node x_0 . For each product c_i add a 1-level node with operator AND, and add a 2-level node f with operator OR; then join x_i to c_i if $(x_i)'$ is a variable of x_i and insert an INV node if the literal of x_i in c_i is $(x_i)'$, connect c_i to f for $i = 1, \dots, k-1$, join x_0 to f and c_i for $i = 1, \dots, k$. Finally set c_i and f as output nodes. Now choose $w = (x_0, F)$ as a target wire. Obviously the only possible alternative wire is $w' = (c_k, F)$. w' is an alternative wire is equivalent to $c_1 + \dots + c_k = 1$. The latter problem is known to be NP-complete.

15 A Boolean network is a directed acyclic graph, where each node n_i is associated with a Boolean function f_i and a Boolean variable y_i . An edge (or wire), denoted by (n_i, n_j) , is said to have tail n_i and head n_j if the function f_j depends on the variable y_i , and the node n_i is called a fan-in of the node n_j ; the number of fan-in of n_j is called the in-degree and written as $d^-(n_j)$. n_j is called a fan-out of n_i ; the number of fan-out of n_i is called the out-degree and written as $d^+(n_i)$. The level of a node is the maximum number of nodes of in-degree at least two on the paths from that node to an input node. The level of a network is defined to be the maximum of levels of all its nodes.

25 Vertices correspond to the primary inputs (PI), primary outputs (PO) and the gates of the circuit. PI and PO are nodes which have only outgoing edges and incoming edges respectively. An internal node has at least two incoming edges and one outgoing edge and is associated with a Boolean function. Inverters are not considered as internal nodes, but as polarity of edges. For simplicity, we can assume all the internal nodes to be simple gates, that is AND, OR, NAND or NOR. A wire is replaceable if and only if it has at least one alternative wire.

FIG. 9 is a schematic logic diagram that illustrates a mapping of a sub-network of a logic network to various configurations. We use a graph configuration D to map the logic function from a Boolean Network G . For each node n_i in sub-network S in network G , n_i is mapped to a triplet (op, i_1, i_2) in D where op denotes the operator representing the boolean function of n_i and i_1, i_2 are non-negative integers. All edges inside S are preserved, while the edges outside S are omitted in D . In most cases, i_1 equals $d-(n_i)$ and i_2 equals $d+(n_i)$. The element of a triplet $(op, d-(y), d+(y))$ can also be don't care, dc . For the first element, dc means any operator. For the other elements, dc can be any positive integers. We use a configuration to denote a minimal pattern containing both the target and its alternative wire. S is a sub-network of G . D_1 and D_2 are called two mappable configurations of S . A configuration denotes a minimal pattern containing both the target and its alternative wire. The k -local pattern denotes the alternative wire pair in the minimal graph with the distance between the alternative wire and the target wire is k . The distance between two wires is defined as the difference of maximum path length from any primary input to each of the wires.

B. Logic Patterns for Use in the Pattern-Matching

FIGS. 11-34 schematically illustrate an extensive set of useful pre-analyzed logic patterns that indicate alternative wires and target wires. However, it must be understood that any other logical patterns may also be used, and that the present invention is not limited to these or to any particular logical patterns.

In FIGS. 11-34, minimal 0-local, 1-local, and 2-local patterns are presented. Some 2-local patterns are organized into clusters for greater pattern-matching efficiency by the AW method as well as for ease of presentation in the present document. As can be seen, some logic patterns have at least four, or at least eight, gates. Some logic patterns have at least two levels of gates.

We define the complete set of patterns as Pattern Family F and each of the member in the pattern set as Pattern Member P . To systematically analyze the patterns,

we introduce another 2 terminologies: Pattern Cluster C and Specific Member S. Pattern cluster C is defined as a subset of F which contains more than one P where the members in the same pattern cluster has the same topological order but the op in each of the node can be different. Specific member S is defined as an individual pattern which cannot
5 group with other pattern in the pattern family F.

C. Further Preliminary Remarks

A Boolean network is a graph presentation of a system of Boolean functions with
10 some specified variables as primary inputs and functions as primary outputs. The system of Boolean functions can be expressed as follows:

Primary inputs: $x_i, i=1, \dots, k$

$$y_1 = f_1(x_1, \dots, x_k)$$

$$15 \quad y_2 = f_2(x_2, \dots, x_k, y_1) \quad (1)$$

$$y_3 = f_3(x_3, \dots, x_k, y_1, y_2)$$

.....

$$y_m = f_m(x_1, \dots, x_k, y_1, y_2, \dots, y_{m-1})$$

Primary outputs: y_{i1}, \dots, y_{ih} .

20
Function $y_i = f_i(x_1, \dots, x_k, y_1, y_2, \dots, y_{i-1})$ in (1) with respect to the variables $x_1, \dots, x_k, y_1, y_2, \dots, y_{i-1}$ is called the local function of y_i . f_i is an operator function if it is obtained by an operator which can have many operands and the order of operands does not matter. For example, AND, OR, EOR are such operators. The function obtained from y_i by
25 substitutions until all variables become primary inputs is called the global function of y_i . The functionality of a Boolean network is the set of the global functions of primary outputs. Two Boolean networks are equivalent if they have the same functionality. Note that this is a most general version of Boolean networks. Different Boolean networks can be obtained from restriction of functions f_i s to some specific function library such as

$\{AND, OR, INV, NAND, NOR\}$ in the case of combinatorial circuits, and functions with at most k arguments in the case of circuit decomposition for FPGA.

Let $e = (n_1, n_2)$ be a wire of a Boolean network G . An ordered pair of nodes $e' = (n'_1, n'_2)$ is said to be an *alternative wire* of e if e' is not a wire of G , $e' \neq e$, the functions at n_2 and n'_2 are operator functions and $G-e+e'$ has the same functionality as that of G , where $G-e+e'$ represents the Boolean network obtained by removing e and adding e' .

Here we would only consider Boolean networks with function library $\{AND, OR, INV, NAND, NOR\}$. Such a Boolean network can be expressed by a directed graph with an operator assigned to each node. The induced sub-network of G by a subset of nodes S is a directed sub-graph of G , with node set S and the wires that are in G and joining two nodes in S . We call the node with out-degree as a zero terminal node and node with in-degree zero as input node. If a Boolean network has only one terminal node, it is called single terminal network; otherwise it is called multiple terminal network. Each terminal node y of Boolean network corresponds to a unique sub-network induced by all its fans, called the y oriented sub-network. Obviously, a multiple terminal Boolean network is the union of all its terminal oriented sub-networks.

Given an wire $w = (n_s, n_d)$ of a Boolean network G . A sub-network containing w and of level k is called a k -level sub-network. An induced sub-network is called AND (OR) sub-network if it has only one primary output node and has the same operator AND (OR) at all non-input nodes and each inner nodes has out-degree one.

From above arguments we can not expect any efficient algorithm to find any existing alternative wire even for Boolean networks with small levels. However, if we restrict both in-degrees and levels, then the number of Boolean functions is bounded and so that alternative wires can be determined by examining each circuit individually. For practical circuits, the in-degrees and levels must have some bounds, so that it is possible to design efficient algorithms just for these circuits.

D. Reduction of Boolean Networks

RAMBO algorithm can find the existing alternative wire as long as there is enough computing power. The disadvantage of the algorithm is that it is exponential in terms of number of nodes, and the recursive learning of logic implication contributes to the exponential factor.

5 As was mentioned above, according to an embodiment of the present invention, first some reduction is performed to the network and then alternative wires are sought in the reduced Boolean network by applying an AW method, for example, the pattern recognition embodiment of method 510 of FIG. 5. In general, a reduction with respect to a target wire is a transformation from one Boolean network and target wire (G, w) to
 10 another (G', w') satisfying that each alternative wire in (G, w) corresponds to an alternative wire in (G', w') or w' when $w \neq w'$, and all alternative wires of (G, w) can be obtained from the alternative wires in (G', w') . For example, if a Boolean network G with target wire $w = (n_1, n_2)$ contains an AND sub-network N rooted at n in which n_1 is not an inner node of N , then we can shrink N by deleting the inner nodes of N and
 15 redirecting the wires of N out of primary input nodes to n . Note that if n_1 is a primary input node of N and n_2 is an inner node of N , then we take (n_1, n) as the target wire of the obtained Boolean network. We will see that shrinking is a reduction. We can do the shrinking to all AND (OR) sub-networks to reduce the number of nodes.

The followings are some simple reduction rules with respect to an alternative
 20 wire. FIG. 10 is a schematic logic diagram that shows the transformation by reduction rules:

- (R1). Substitute two consecutive INV nodes by a new wire.
- (R2). If a NAND (NOR) node n has out-degree one and with an OR (AND) node as
 25 fan-out, then change n to an OR (AND) node and insert an INV node to each of its input wires.
- (R3). If an AND (OR) node n has out-degree one and with an INV node as fan-out, then combine the AND (OR) and INV node to an NAND (NOR) node.
- (R4). Shrink AND (OR) sub-network with respect to target wire.

(R5). If two nodes with the same function operator and the same neighbors, then delete one of them which is not incident with the target wire.

We take the new wire as a target wire if the original target wire is changed in R1
5 though R2. Note that if the head or tail of the target wire is changed in the transformation, then target wire in the new network corresponds to some alternative wires in the original network. It can be proved that the rules R1 through R5 are valid and that R4 can be performed in linear time.

10 E. Another Application Illustration

Here, we give a logic minimization example to illustrate the usage of the GBAW technique. By examining the pattern configurations in terms of wire addition and removal, they can be further classified in Perturbation Phase and Simplification Phase.

15 The first phase is called the Perturbation Phase, mainly concentrate on searching for candidate patterns for possible simplification result. Upon a match, alternative wires would be added. As a result, circuit is said to be “perturbed”. This prepares the circuit for the next phase on minimizing the logic design.

The next phase, called Simplification Phase, mainly serves on simplifying the
20 circuit to a more scaled-down version. The engine would remove target wires according to configurations of those matched patterns. Circuit logic is minimized while maintaining the same functionality.

By separating these two phases, the main engine can have the Perturbation Phase focused on searching for any matched pattern for adding in alternative wires. The
25 perturbed circuit is very likely to have a corresponding pattern in the Simplification Phase that can remove target wires according to perturbed configurations. Also, the Simplification Phase has the advantage of scanning through all possible candidates and choosing appropriate simplification.

F. Partial Pattern Matching Technique

In local pattern matching, many would consider it as a straightforward process,
5 making the success rate depend heavily on the design of pattern configurations. For each pattern, when applied on benchmark circuits, usually have very strict fan-in & fan-out restrictions, e.g. 2 fan-in pattern in SIS software.

However, There are cases that the pattern can still be matched upon loosened restrictions and subjected to both phase in engine run time.

10 The original GBAW searches by following the nodes in depth-first-search manner. If one node does not match exactly (e.g. node type; fan-in/out limitation), the function will return failure and proceed on next search on next node.

This restriction limits the number of patterns to be found. We suggest loosening the restriction so we can find more candidates that can be simplified after Perturbation
15 Phase.

G. Reverse Matching

Alternative wires and target wires are always in pair. If we add wire a for removing b , we should be able to add b for removing a . To implement reverse search, the
20 run down process of each pattern matching would be doubled, one for examining from straight order, and the other in reverse order.

Throughout the description and drawings, example embodiments are given with reference to specific configurations. It will be appreciated by those of ordinary skill in
25 the art that the present invention can be embodied in other specific forms. Those of ordinary skill in the art would be able to practice such other embodiments without undue experimentation. The scope of the present invention, for the purpose of the present

patent document, is not limited merely to the specific example embodiments of the foregoing description, but rather is indicated by the appended claims. All changes that come within the meaning and range of equivalents within the claims are intended to be considered as being embraced within the spirit and scope of the claims.

100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000